

# PROJECT PROPOSAL

## PROJECT TITLE:

Design of FLIP-FLOP's using MULTIVIBRATOR circuit.

## TABLE OF CONTENTS:

1.	Design of BISTABLE Multivibrator using NAND gates
2.	Base Driven Flip-Flop Circuits using separate paths
3.	Base Driven Flip-Flop Circuits using common paths
4.	Collector Driven Flip-Flop Circuits using separate paths
5.	Collector Driven Flip-Flop Circuits using common paths
Design of MOD-15 COUNTER by combining all the above mentioned Flipflops.	

## EXECUTIVE SUMMARY:

This proposal is based on the design of different types of driven flipflop circuits using bistablemultivibrator circuit in ESIM software. The bistablemultivibrator itself is designed using the NAND gates and is fixed as one of the component. The remaining 4 circuits are designed by altering the basic circuit of a bistablemultivibrator that is constructed using 2 NPN transistors. The multivibrator circuit with NAND gates are designed using the Subcircuit option as mentioned earlier. This project proves to be as a connector which connects the ANALOG circuits [bistablemultivibrator] with DIGITAL circuits [flipflops].

## PROJECT DESCRIPTION:

The project consists of a task of designing 5 different components by using the ESIM- software. The components chosen for designing are listed above in the table.

### **DESIGN 1: BISTABLE MULTIVIBRATOR using NAND gates.**

<b>TITLE</b>	DESIGN OF BISTABLE MULTIVIBRATOR
<b>COMPONENTS DETAILS</b>	NAND GATES [SCHMITT]
<b>DESCRIPTION</b>	The circuit consists of 3 Schmitt NAND gates in which 2 of the NAND gates form the circuit of SR flipflop. The remaining 1 NAND gate is used to trigger the SR flipflop. This triggering is achieved by feeding the inputs of the SR flipflop with the SET terminal connected to the External Trigger Pulse that is provided to the shorted inputs of the 1 <sup>st</sup> NAND gate whereas the RESET terminal is connected with the output of the 1 <sup>st</sup> NAND gate. This circuit is built using Sub-circuit Modelling.

## DESIGN 2:Base Driven Flip-Flop Circuits using Separate paths. [SR flipflop]

<b>TITLE</b>	DESIGN OF SET-RESET FLIPFLOP
<b>COMPONENTS DETAILS</b>	Transistors, Resistors, Diodes, Capacitors
<b>DESCRIPTION</b>	As per the circuit initially the transistor T1 is saturated and T2 is in OFF state. When a driving trigger input [clock signal] is applied to the base of T2 through R2C2 it is differentiated and the output is given to Diode D2 this allows the negative peak thus the transistor T2 is even more blocked by the negative voltage peak. Thus the switching does not take place in this case. This process repeats for T1 in OFF and T2 saturated. By considering the base of T2 and T1 as the input terminals SET-RESET terminals the switching operations of the transistor for the given Trigger inputs resembles the operation performed by the SR filflop for a given clock pulse.

## DESIGN 3:Base Driven Flip-Flop Circuits using Separate paths. [JKflipflop]

<b>TITLE</b>	DESIGN OF JK FLIPFLOP
<b>COMPONENTS DETAILS</b>	Transistors, Resistors, Diodes, Capacitors
<b>DESCRIPTION</b>	As per the circuit initially the transistor T1 is saturated and T2 is in OFF state. When a driving trigger input [clock signal] is applied to the collector of T2 it passes the signal to the base terminal where it is differentiated by R2C2 and the output is given to Diode D2 this allows the negative peak thus the transistor T2 is even more blocked by the negative voltage peak. Thus the switching does not take place in this case. This process repeats for T1 in OFF and T2 saturated. By considering the collectors of T2 and T1 as the input terminals i.e, J-K terminals the switching operations of the transistor for the given Trigger inputs resembles the operation performed by the JKfilflop for a given clock pulse.

#### DESIGN 4:Collector Driven Flip-Flop Circuits using Common paths. [T flipflop]

<b>TITLE</b>	DESIGN OF TOGGLE FLIPFLOP
<b>COMPONENTS DETAILS</b>	Transistors, Resistors, Diodes, Capacitors
<b>DESCRIPTION</b>	As per the circuit initially the transistor T1 is saturated and T2 is in OFF state. In this circuit the R1, R2 resistors of T1, T2 are connected to the collectors C1, C2. The base capacitors of T1, T2 are short circuited through which external trigger input [ T- input] is applied. When a driving trigger input [clock signal] is applied it is differentiated by 2 different RC networks at the same time. The differentiated output is passed to Diodes D1, D2 respectively. These diodes conduct onlu negative peaks of the differentiated outputs obtained. Hence conduction occurs only through the transistor present in the saturation state. This condition is maintained throughout the clock cycle and hence alternate switching of transistors T1 and T2 resembles the working of T- flipflop.

#### DESIGN 5:Collector Driven Flip-Flop Circuits using Common paths. [D flipflop]

<b>TITLE</b>	DESIGN OF DELAY FLIPFLOP
<b>COMPONENTS DETAILS</b>	Transistors, Resistors, Diodes, Capacitors
<b>DESCRIPTION</b>	As per the circuit initially the transistor T1 is saturated and T2 is in OFF state. In this circuit the R1, R2 resistors of T1, T2 are connected to the collectors C1, C2. The collecotr capacitors of T1, T2 are short circuited and replaced by a single capacitor through which external trigger input [ D- input] is applied. When a driving trigger input [clock signal] is applied at the collector of transistors it is passed to Diodes D1, D2 respectively. These diodes conduct only negative peaks of the differentiated outputs obtained. Hence conduction occurs only through the transistor present in the saturation state. This condition is maintained throughout the clock cycle and hence alternate switching of transistors T1 and T2 resembles the working of D- flipflop.

## INFERENCE: Design of MOD-15 Counter using the above mentioned flipflops

<b>TITLE</b>	DESIGN OF MOD-15 COUNTER
<b>COMPONENTS DETAILS</b>	Transistors, Resistors, Diodes, Capacitors, flipflops [SR,T, JK, D]
<b>DESCRIPTION</b>	The inference from the above mentioned designs is to design a MOD-15 COUNTER by using all the above mentioned different driven flipflop circuits which were constructed using the ordinary bistablemultivibraor circuit. The development of MOD-15 COUNTER by using 4 flipflops which controls the next state output of each bit present in the COUNTER will be the flipflops that are designed by the conventional bistablemultivibrator circuit under 2 different driven and path configuration.

### CONCLUSION:

In this project we have created the different types of flipflop circuits using the BISTABLE multivibrator that deploys only discrete analog components such as transistors, resistors, capacitor etc. Hence we have tried to interface the ANALOG and DIGITAL circuits by creating flipflop[s using multivibrators and also we have created a multivibrator using the logic gates. At the end of this project we have also tried to establish a MOD-15 counter using the designed 4 different flipflopsto govern the next state of 4 bit output for the counter. Hence it is proved that both ANALOG and DIGITAL circuits go hand in hand in the development of different circuits in all the modern inventions.

### REFERENCE:

1. <http://www.circuitstoday.com/flip-flop-conversion>
2. [https://www.electronics-tutorials.ws/sequential/seq\\_3.html](https://www.electronics-tutorials.ws/sequential/seq_3.html)
3. <https://www.daenotes.com/electronics/digital-electronics/bistable-multivibrators-working-construction-types>
4. <https://articlesece.blogspot.com/search?q=bistable+multivibrators>
5. [http://www1.labvolt.com/publications/Exercises/37967-00\\_2.pdf](http://www1.labvolt.com/publications/Exercises/37967-00_2.pdf)
6. [https://ftp.utcluj.ro/pub/users/dadarlat/circ\\_analognumeric-calc/curs8-eng.pdf](https://ftp.utcluj.ro/pub/users/dadarlat/circ_analognumeric-calc/curs8-eng.pdf)