

CARRY LOOKAHEAD ADDER USING eSim

THEORY: A **carry- lookahead adder (CLA)** or **fast adder** is a type of adder used in digital logic. A carry-lookahead adder improves speed by reducing the amount of time required to determine carry bits. It can be contrasted with the simpler, but usually slower, *ripple carry adder* for which the carry bit is calculated alongside the sum bit, and each bit must wait until the previous carry bit have been calculated to begin calculating its own result and carry bits . The carry-lookahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger value bits of the adder.

If we define two variables as carry generate G_i and carry propagate P_i then,

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

The sum output and carry output can be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

Where G_i is a carry generate which produces the carry when both A_i, B_i are one regardless of the input carry. P_i is a carry propagate and it is associate with the propagation of carry from C_i to C_{i+1} .

CALCULATION:

$$\begin{array}{rcccc} & A_0 & A_1 & A_2 & A_3 \\ + & B_0 & B_1 & B_2 & B_3 \\ \hline S_0 & S_1 & S_2 & S_3 & C_4 \end{array}$$


$$C_{in}=0; \quad C_2=P_1C_1+G_1, \quad C_3=P_1P_2C_1+P_2G_1+G_2, \quad C_4=P_3P_2P_1C_1+P_3P_2G_1+P_3G_2+G_3$$

$$\text{Eg: } v_1=5 \quad v_2=0 \quad v_3=5 \quad v_4=0 \quad v_5=5 \quad v_6=0 \quad v_7=5 \quad v_8=5$$


$$Q_0=5 \quad Q_1=5 \quad Q_2=5 \quad Q_3=0 \quad \text{carry}(4)=5$$

SCHEMATIC DIAGRAM:


The circuit schematic of carry lookahead adder using eSim is shown below:




COMBINATION1 SUBCIRCUIT:



COMBINATION2 SUBCIRCUIT:



COMBINATION3 SUBCIRCUIT:



SIMULATION RESULTS:

1.ngspice plots




Fig 1:ngspice output plot for q3




Fig 2:ngspice output plot for carry(c4)




Fig 3:ngspice output plot for q1




Fig 4:ngspice output plot for q2




Fig 5:ngspice output plot for q0

2:Python plots




Fig 6:python output plot for q0




Fig 7:python output plot for q1




Fig 8:python output plot for q2




Fig 9:python output plot for q3




Fig 10:python output plot for carry (c4)

REFERENCE:

<https://www.electronicshub.org/carry-look-ahead-adder/>

https://en.wikipedia.org/wiki/Carry-lookahead_adder