```
//example 7.4(a)//
clc
//clears the screen//
clear
//clears all variables//
disp('Since all inputs are in logic 0 state, it implies that all inputs
are active. Since D7 has the highest priority and all inputs and
outputs are active when LOW, the output bits are A=0, B=0 and C=0')
```