```
//example 3.6//
//how to convert exor gate to not//
clc
//clears all variables//
clear
//clears the screen//
disp('here if we look at truth table of ex-or gate we notice that if one of its input is tied to logic 1 then the reult is that of a not gate')
```