index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
nodalExample
/
nodalExample.proj
blob: 3272af66b6e76306e4007f34dbdb95803ded8276 (
plain
)
1
schematicFile nodalExample.sch
