index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
modifiedNodalExample
/
modifiedNodal.proj
blob: 7b01bfbe94f88c408105940a6789fc3d8a781c93 (
plain
)
1
schematicFile modifiedNodal.sch
