From 8377256e7d90aa7ba1cb51f6164e99f81e2eb53c Mon Sep 17 00:00:00 2001
From: Jayaram Pai
Date: Mon, 19 May 2014 11:02:57 +0530
Subject: initial commit

---
 .../sedra_smith/chapter_5/example_5.4/analysis     |   1 +
 .../chapter_5/example_5.4/example_5.4-cache.bak    | 107 +++++++
 .../chapter_5/example_5.4/example_5.4-cache.lib    | 107 +++++++
 .../chapter_5/example_5.4/example_5.4.bak          | 345 +++++++++++++++++++++
 .../chapter_5/example_5.4/example_5.4.cir          |  24 ++
 .../chapter_5/example_5.4/example_5.4.cir.ckt      |  26 ++
 .../chapter_5/example_5.4/example_5.4.cir.out      |  31 ++
 .../chapter_5/example_5.4/example_5.4.pro          |  74 +++++
 .../chapter_5/example_5.4/example_5.4.proj         |   1 +
 .../chapter_5/example_5.4/example_5.4.sch          | 345 +++++++++++++++++++++
 .../sedra_smith/chapter_5/example_5.4/ua741.bak    | 208 +++++++++++++
 .../sedra_smith/chapter_5/example_5.4/ua741.cir    |  15 +
 .../chapter_5/example_5.4/ua741.cir.ckt            |   9 +
 .../chapter_5/example_5.4/ua741.cir.out            |   9 +
 .../sedra_smith/chapter_5/example_5.4/ua741.pro    |  82 +++++
 .../sedra_smith/chapter_5/example_5.4/ua741.sch    | 219 +++++++++++++
 .../sedra_smith/chapter_5/example_5.4/ua741.sub    |  11 +
 17 files changed, 1614 insertions(+)
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/analysis
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.bak
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.lib
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.bak
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.ckt
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.out
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.pro
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.proj
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.sch
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.bak
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.ckt
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.out
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.pro
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sch
 create mode 100644 OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sub

(limited to 'OSCAD/Examples/sedra_smith/chapter_5/example_5.4')

diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/analysis b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/analysis
new file mode 100644
index 0000000..35318bb
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/analysis
@@ -0,0 +1 @@
+.dc  v1 0e-00 10e-00 5e-03
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.bak b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.bak
new file mode 100644
index 0000000..c4ca8fc
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.bak
@@ -0,0 +1,107 @@
+EESchema-LIBRARY Version 2.3  Date: Wednesday 17 April 2013 12:43:16 PM IST
+#encoding utf-8
+#
+# dc
+#
+DEF dc v 0 40 Y Y 1 F N
+F0 "v" -200 100 60 H V C CNN
+F1 "dc" -200 -50 60 H V C CNN
+F2 "R1" -300 0 60 H V C CNN
+$FPLIST
+ 1_pin
+$ENDFPLIST
+DRAW
+C 0 0 150 0 1 0 N
+X + 1 0 450 300 D 50 50 1 1 P
+X - 2 0 -450 300 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# GND
+#
+DEF ~GND #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 0 30 H I C CNN
+F1 "GND" 0 -70 30 H I C CNN
+DRAW
+P 4 0 1 0  -50 0  0 -50  50 0  -50 0 N
+X GND 1 0 0 0 U 30 30 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# iplot
+#
+DEF iplot U 0 20 Y Y 1 F N
+F0 "U" -150 100 50 H V C CNN
+F1 "iplot" 150 100 50 H V C CNN
+DRAW
+C 0 0 100 0 0 0 N
+X + 1 -250 0 150 R 30 30 1 1 I
+X - 2 250 0 150 L 30 30 1 1 I
+ENDDRAW
+ENDDEF
+#
+# PWR_FLAG
+#
+DEF PWR_FLAG #FLG 0 0 N N 1 F P
+F0 "#FLG" 0 270 30 H I C CNN
+F1 "PWR_FLAG" 0 230 30 H V C CNN
+DRAW
+X pwr 1 0 0 0 U 20 20 0 0 w
+P 3 0 1 0  0 0  0 100  0 100 N
+P 5 0 1 0  0 100  -100 150  0 200  100 150  0 100 N
+ENDDRAW
+ENDDEF
+#
+# R
+#
+DEF R R 0 0 N Y 1 F N
+F0 "R" 80 0 50 V V C CNN
+F1 "R" 0 0 50 V V C CNN
+$FPLIST
+ R?
+ SM0603
+ SM0805
+ R?-*
+$ENDFPLIST
+DRAW
+S -40 150 40 -150 0 1 12 N
+X ~ 1 0 250 100 D 60 60 1 1 P
+X ~ 2 0 -250 100 U 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+# uA741
+#
+DEF uA741 X 0 20 Y Y 1 F N
+F0 "X" 150 150 60 H V C CNN
+F1 "uA741" 150 250 60 H V C CNN
+$FPLIST
+ DIP-8__300
+$ENDFPLIST
+DRAW
+P 4 0 1 0  -200 200  200 0  -200 -200  -200 200 N
+X - 2 -500 -100 300 R 40 40 1 1 I
+X + 3 -500 100 300 R 40 40 1 1 I
+X ~ 6 500 0 300 L 40 40 1 1 O
+ENDDRAW
+ENDDEF
+#
+# vplot8_1
+#
+DEF vplot8_1 U 0 40 Y Y 8 F N
+F0 "U" -150 100 50 H V C CNN
+F1 "vplot8_1" 150 100 50 H V C CNN
+DRAW
+C 0 0 100 0 0 0 N
+X + 1 0 -300 200 U 40 40 1 1 I
+X + 2 0 -300 200 U 40 40 2 1 I
+X + 3 0 -300 200 U 40 40 3 1 I
+X + 4 0 -300 200 U 40 40 4 1 I
+X + 5 0 -300 200 U 40 40 5 1 I
+X + 6 0 -300 200 U 40 40 6 1 I
+X + 7 0 -300 200 U 40 40 7 1 I
+X + 8 0 -300 200 U 40 40 8 1 I
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.lib b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.lib
new file mode 100644
index 0000000..18a7cf4
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4-cache.lib
@@ -0,0 +1,107 @@
+EESchema-LIBRARY Version 2.3  Date: Wednesday 17 April 2013 12:47:25 PM IST
+#encoding utf-8
+#
+# dc
+#
+DEF dc v 0 40 Y Y 1 F N
+F0 "v" -200 100 60 H V C CNN
+F1 "dc" -200 -50 60 H V C CNN
+F2 "R1" -300 0 60 H V C CNN
+$FPLIST
+ 1_pin
+$ENDFPLIST
+DRAW
+C 0 0 150 0 1 0 N
+X + 1 0 450 300 D 50 50 1 1 P
+X - 2 0 -450 300 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# GND
+#
+DEF ~GND #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 0 30 H I C CNN
+F1 "GND" 0 -70 30 H I C CNN
+DRAW
+P 4 0 1 0  -50 0  0 -50  50 0  -50 0 N
+X GND 1 0 0 0 U 30 30 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# iplot
+#
+DEF iplot U 0 20 Y Y 1 F N
+F0 "U" -150 100 50 H V C CNN
+F1 "iplot" 150 100 50 H V C CNN
+DRAW
+C 0 0 100 0 0 0 N
+X + 1 -250 0 150 R 30 30 1 1 I
+X - 2 250 0 150 L 30 30 1 1 I
+ENDDRAW
+ENDDEF
+#
+# PWR_FLAG
+#
+DEF PWR_FLAG #FLG 0 0 N N 1 F P
+F0 "#FLG" 0 270 30 H I C CNN
+F1 "PWR_FLAG" 0 230 30 H V C CNN
+DRAW
+X pwr 1 0 0 0 U 20 20 0 0 w
+P 3 0 1 0  0 0  0 100  0 100 N
+P 5 0 1 0  0 100  -100 150  0 200  100 150  0 100 N
+ENDDRAW
+ENDDEF
+#
+# R
+#
+DEF R R 0 0 N Y 1 F N
+F0 "R" 80 0 50 V V C CNN
+F1 "R" 0 0 50 V V C CNN
+$FPLIST
+ R?
+ SM0603
+ SM0805
+ R?-*
+$ENDFPLIST
+DRAW
+S -40 150 40 -150 0 1 12 N
+X ~ 1 0 250 100 D 60 60 1 1 P
+X ~ 2 0 -250 100 U 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+# uA741
+#
+DEF uA741 X 0 20 Y Y 1 F N
+F0 "X" 150 150 60 H V C CNN
+F1 "uA741" 150 250 60 H V C CNN
+$FPLIST
+ DIP-8__300
+$ENDFPLIST
+DRAW
+P 4 0 1 0  -200 200  200 0  -200 -200  -200 200 N
+X - 2 -500 -100 300 R 40 40 1 1 I
+X + 3 -500 100 300 R 40 40 1 1 I
+X ~ 6 500 0 300 L 40 40 1 1 O
+ENDDRAW
+ENDDEF
+#
+# vplot8_1
+#
+DEF vplot8_1 U 0 40 Y Y 8 F N
+F0 "U" -150 100 50 H V C CNN
+F1 "vplot8_1" 150 100 50 H V C CNN
+DRAW
+C 0 0 100 0 0 0 N
+X + 1 0 -300 200 U 40 40 1 1 I
+X + 2 0 -300 200 U 40 40 2 1 I
+X + 3 0 -300 200 U 40 40 3 1 I
+X + 4 0 -300 200 U 40 40 4 1 I
+X + 5 0 -300 200 U 40 40 5 1 I
+X + 6 0 -300 200 U 40 40 6 1 I
+X + 7 0 -300 200 U 40 40 7 1 I
+X + 8 0 -300 200 U 40 40 8 1 I
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.bak b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.bak
new file mode 100644
index 0000000..f68a6c8
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.bak
@@ -0,0 +1,345 @@
+EESchema Schematic File Version 2  date Wednesday 17 April 2013 12:43:16 PM IST
+LIBS:power
+LIBS:device
+LIBS:transistors
+LIBS:conn
+LIBS:linear
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:special
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:valves
+LIBS:analogSpice
+LIBS:analogXSpice
+LIBS:convergenceAidSpice
+LIBS:converterSpice
+LIBS:digitalSpice
+LIBS:digitalXSpice
+LIBS:linearSpice
+LIBS:measurementSpice
+LIBS:portSpice
+LIBS:sourcesSpice
+LIBS:example_5.4-cache
+EELAYER 25  0
+EELAYER END
+$Descr A4 11700 8267
+encoding utf-8
+Sheet 1 1
+Title ""
+Date "17 apr 2013"
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+Connection ~ 1400 6300
+$Comp
+L PWR_FLAG #FLG01
+U 1 1 516D2826
+P 1400 6300
+F 0 "#FLG01" H 1400 6570 30  0001 C CNN
+F 1 "PWR_FLAG" H 1400 6530 30  0000 C CNN
+	1    1400 6300
+	1    0    0    -1  
+$EndComp
+$Comp
+L GND #PWR02
+U 1 1 516D27F8
+P 1400 6450
+F 0 "#PWR02" H 1400 6450 30  0001 C CNN
+F 1 "GND" H 1400 6380 30  0001 C CNN
+	1    1400 6450
+	1    0    0    -1  
+$EndComp
+Connection ~ 1400 6100
+Wire Wire Line
+	1400 6100 1400 6450
+Connection ~ 2400 3250
+Connection ~ 4500 3450
+Connection ~ 4500 4400
+Connection ~ 6750 3900
+Wire Wire Line
+	5100 4700 5100 4850
+Wire Wire Line
+	1600 5200 1600 5000
+Wire Wire Line
+	1600 5000 2400 5000
+Connection ~ 3650 4900
+Wire Wire Line
+	3900 4400 3900 4900
+Wire Wire Line
+	3900 4900 3400 4900
+Connection ~ 2400 4500
+Wire Wire Line
+	2400 4500 2600 4500
+Wire Wire Line
+	3650 3000 3650 3550
+Wire Wire Line
+	3650 3550 3100 3550
+Wire Wire Line
+	2400 4250 2400 4800
+Wire Wire Line
+	6750 3900 6750 3950
+Wire Wire Line
+	6750 3950 6150 3950
+Wire Wire Line
+	5300 3350 5100 3350
+Connection ~ 5100 3850
+Wire Wire Line
+	5100 3350 5100 3850
+Wire Wire Line
+	4400 3450 4550 3450
+Wire Wire Line
+	4550 3450 4550 3850
+Wire Wire Line
+	5150 3850 5050 3850
+Wire Wire Line
+	5150 4050 5050 4050
+Wire Wire Line
+	4550 4050 4550 4400
+Wire Wire Line
+	4550 4400 4400 4400
+Wire Wire Line
+	5800 3350 5950 3350
+Wire Wire Line
+	6450 3350 6450 3950
+Connection ~ 6450 3950
+Wire Wire Line
+	2400 3750 2400 3100
+Wire Wire Line
+	2400 3550 2600 3550
+Connection ~ 2400 3550
+Wire Wire Line
+	3400 3000 3900 3000
+Wire Wire Line
+	3900 3000 3900 3450
+Connection ~ 3650 3000
+Wire Wire Line
+	3100 4500 3650 4500
+Wire Wire Line
+	3650 4500 3650 4900
+Wire Wire Line
+	2400 2900 1150 2900
+Wire Wire Line
+	1150 2900 1150 3600
+Wire Wire Line
+	5100 4050 5100 4200
+Connection ~ 5100 4050
+Wire Wire Line
+	1150 4500 1150 6100
+Wire Wire Line
+	1150 6100 1600 6100
+$Comp
+L DC v2
+U 1 1 516D27D5
+P 1600 5650
+F 0 "v2" H 1400 5750 60  0000 C CNN
+F 1 "DC" H 1400 5600 60  0000 C CNN
+F 2 "R1" H 1300 5650 60  0000 C CNN
+	1    1600 5650
+	1    0    0    -1  
+$EndComp
+$Comp
+L DC v1
+U 1 1 516D27D0
+P 1150 4050
+F 0 "v1" H 950 4150 60  0000 C CNN
+F 1 "DC" H 950 4000 60  0000 C CNN
+F 2 "R1" H 850 4050 60  0000 C CNN
+	1    1150 4050
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 2 1 516D27AE
+P 2400 4200
+F 0 "U1" H 2250 4300 50  0000 C CNN
+F 1 "VPLOT8_1" H 2550 4300 50  0000 C CNN
+	2    2400 4200
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 1 1 516D27A5
+P 2400 3250
+F 0 "U1" H 2250 3350 50  0000 C CNN
+F 1 "VPLOT8_1" H 2550 3350 50  0000 C CNN
+	1    2400 3250
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 5 1 516D278E
+P 6750 3600
+F 0 "U1" H 6600 3700 50  0000 C CNN
+F 1 "VPLOT8_1" H 6900 3700 50  0000 C CNN
+	5    6750 3600
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 4 1 516D2789
+P 4500 4100
+F 0 "U1" H 4350 4200 50  0000 C CNN
+F 1 "VPLOT8_1" H 4650 4200 50  0000 C CNN
+	4    4500 4100
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 3 1 516D2785
+P 4500 3150
+F 0 "U1" H 4350 3250 50  0000 C CNN
+F 1 "VPLOT8_1" H 4650 3250 50  0000 C CNN
+	3    4500 3150
+	1    0    0    -1  
+$EndComp
+$Comp
+L GND #PWR03
+U 1 1 516D274C
+P 5100 4850
+F 0 "#PWR03" H 5100 4850 30  0001 C CNN
+F 1 "GND" H 5100 4780 30  0001 C CNN
+	1    5100 4850
+	1    0    0    -1  
+$EndComp
+$Comp
+L R R6
+U 1 1 516D2736
+P 5100 4450
+F 0 "R6" V 5180 4450 50  0000 C CNN
+F 1 "R" V 5100 4450 50  0000 C CNN
+	1    5100 4450
+	-1   0    0    1   
+$EndComp
+$Comp
+L R R3
+U 1 1 516D26F4
+P 2850 4500
+F 0 "R3" V 2930 4500 50  0000 C CNN
+F 1 "R" V 2850 4500 50  0000 C CNN
+	1    2850 4500
+	0    -1   -1   0   
+$EndComp
+$Comp
+L R R2
+U 1 1 516D26CE
+P 2850 3550
+F 0 "R2" V 2930 3550 50  0000 C CNN
+F 1 "R" V 2850 3550 50  0000 C CNN
+	1    2850 3550
+	0    -1   -1   0   
+$EndComp
+$Comp
+L R R1
+U 1 1 516D26AE
+P 2400 4000
+F 0 "R1" V 2480 4000 50  0000 C CNN
+F 1 "R" V 2400 4000 50  0000 C CNN
+	1    2400 4000
+	-1   0    0    1   
+$EndComp
+$Comp
+L R R7
+U 1 1 516D268C
+P 6200 3350
+F 0 "R7" V 6280 3350 50  0000 C CNN
+F 1 "R" V 6200 3350 50  0000 C CNN
+	1    6200 3350
+	0    1    1    0   
+$EndComp
+$Comp
+L IPLOT U4
+U 1 1 516D267F
+P 5550 3350
+F 0 "U4" H 5400 3450 50  0000 C CNN
+F 1 "IPLOT" H 5700 3450 50  0000 C CNN
+	1    5550 3350
+	1    0    0    -1  
+$EndComp
+$Comp
+L UA741 X2
+U 1 1 516D2661
+P 2900 4900
+F 0 "X2" H 3050 5050 60  0000 C CNN
+F 1 "UA741" H 3050 5150 60  0000 C CNN
+	1    2900 4900
+	1    0    0    1   
+$EndComp
+$Comp
+L UA741 X1
+U 1 1 516D2656
+P 2900 3000
+F 0 "X1" H 3050 3150 60  0000 C CNN
+F 1 "UA741" H 3050 3250 60  0000 C CNN
+	1    2900 3000
+	1    0    0    -1  
+$EndComp
+$Comp
+L IPLOT U3
+U 1 1 516D264E
+P 4150 4400
+F 0 "U3" H 4000 4500 50  0000 C CNN
+F 1 "IPLOT" H 4300 4500 50  0000 C CNN
+	1    4150 4400
+	1    0    0    -1  
+$EndComp
+$Comp
+L IPLOT U2
+U 1 1 516D2648
+P 4150 3450
+F 0 "U2" H 4000 3550 50  0000 C CNN
+F 1 "IPLOT" H 4300 3550 50  0000 C CNN
+	1    4150 3450
+	1    0    0    -1  
+$EndComp
+$Comp
+L R R5
+U 1 1 516D2600
+P 4800 4050
+F 0 "R5" V 4880 4050 50  0000 C CNN
+F 1 "R" V 4800 4050 50  0000 C CNN
+	1    4800 4050
+	0    1    1    0   
+$EndComp
+$Comp
+L R R4
+U 1 1 516D25EC
+P 4800 3850
+F 0 "R4" V 4880 3850 50  0000 C CNN
+F 1 "R" V 4800 3850 50  0000 C CNN
+	1    4800 3850
+	0    1    1    0   
+$EndComp
+$Comp
+L UA741 X3
+U 1 1 516D25CD
+P 5650 3950
+F 0 "X3" H 5800 4100 60  0000 C CNN
+F 1 "UA741" H 5800 4200 60  0000 C CNN
+	1    5650 3950
+	1    0    0    1   
+$EndComp
+$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir
new file mode 100644
index 0000000..4788ef3
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir
@@ -0,0 +1,24 @@
+* EESchema Netlist Version 1.1 (Spice format) creation date: Wednesday 17 April 2013 12:47:21 PM IST
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+*Sheet Name:/
+v2  5 0 10V		
+v1  9 0 20V		
+U1  3 4 6 2 11 VPLOT8_1		
+R6  0 7 R		
+R3  4 12 R		
+R2  3 8 R		
+R1  4 3 R		
+R7  11 10 R		
+U4  13 10 IPLOT		
+X2  4 5 12 UA741		
+X1  3 9 8 UA741		
+U3  12 2 IPLOT		
+U2  8 6 IPLOT		
+R5  7 2 R		
+R4  13 6 R		
+X3  13 7 11 UA741		
+
+.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.ckt b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.ckt
new file mode 100644
index 0000000..2fc3967
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.ckt
@@ -0,0 +1,26 @@
+* eeschema netlist version 1.1 (spice format) creation date: wednesday 17 april 2013 12:47:21 pm ist
+.include ua741.sub
+
+v2  5 0 10v
+v1  9 0 20v
+* Plotting option vplot8_1
+r6  0 7 r
+r3  4 12 r
+r2  3 8 r
+r1  4 3 r
+r7  11 10 r
+V_u4 13 10 0
+x2  4 5 12 ua741
+x1  3 9 8 ua741
+V_u3 12 2 0
+V_u2 8 6 0
+r5  7 2 r
+r4  13 6 r
+x3  13 7 11 ua741
+
+.dc  v1 0e-00 10e-00 5e-03
+.plot v(3) v(4) v(6) v(2) v(11) 
+.plot i(V_u4)
+.plot i(V_u3)
+.plot i(V_u2)
+.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.out b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.out
new file mode 100644
index 0000000..98912a5
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.cir.out
@@ -0,0 +1,31 @@
+* eeschema netlist version 1.1 (spice format) creation date: wednesday 17 april 2013 12:47:21 pm ist
+.include ua741.sub
+
+v2  5 0 10v
+v1  9 0 20v
+* Plotting option vplot8_1
+r6  0 7 r
+r3  4 12 r
+r2  3 8 r
+r1  4 3 r
+r7  11 10 r
+V_u4 13 10 0
+x2  4 5 12 ua741
+x1  3 9 8 ua741
+V_u3 12 2 0
+V_u2 8 6 0
+r5  7 2 r
+r4  13 6 r
+x3  13 7 11 ua741
+
+.dc  v1 0e-00 10e-00 5e-03
+
+* Control Statements 
+.control
+run
+plot v(3) v(4) v(6) v(2) v(11) 
+plot i(V_u4)
+plot i(V_u3)
+plot i(V_u2)
+.endc
+.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.pro b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.pro
new file mode 100644
index 0000000..ac34f0e
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.pro
@@ -0,0 +1,74 @@
+update=Tuesday 16 April 2013 03:49:31 PM IST
+last_client=eeschema
+[eeschema]
+version=1
+LibDir=
+NetFmt=1
+HPGLSpd=20
+HPGLDm=15
+HPGLNum=1
+offX_A4=0
+offY_A4=0
+offX_A3=0
+offY_A3=0
+offX_A2=0
+offY_A2=0
+offX_A1=0
+offY_A1=0
+offX_A0=0
+offY_A0=0
+offX_A=0
+offY_A=0
+offX_B=0
+offY_B=0
+offX_C=0
+offY_C=0
+offX_D=0
+offY_D=0
+offX_E=0
+offY_E=0
+RptD_X=0
+RptD_Y=100
+RptLab=1
+LabSize=60
+[eeschema/libraries]
+LibName1=power
+LibName2=device
+LibName3=transistors
+LibName4=conn
+LibName5=linear
+LibName6=regul
+LibName7=74xx
+LibName8=cmos4000
+LibName9=adc-dac
+LibName10=memory
+LibName11=xilinx
+LibName12=special
+LibName13=microcontrollers
+LibName14=dsp
+LibName15=microchip
+LibName16=analog_switches
+LibName17=motorola
+LibName18=texas
+LibName19=intel
+LibName20=audio
+LibName21=interface
+LibName22=digital-audio
+LibName23=philips
+LibName24=display
+LibName25=cypress
+LibName26=siliconi
+LibName27=opto
+LibName28=atmel
+LibName29=contrib
+LibName30=valves
+LibName31=/home/holy/OSCAD/library/analogSpice
+LibName32=/home/holy/OSCAD/library/analogXSpice
+LibName33=/home/holy/OSCAD/library/convergenceAidSpice
+LibName34=/home/holy/OSCAD/library/converterSpice
+LibName35=/home/holy/OSCAD/library/digitalSpice
+LibName36=/home/holy/OSCAD/library/digitalXSpice
+LibName37=/home/holy/OSCAD/library/linearSpice
+LibName38=/home/holy/OSCAD/library/measurementSpice
+LibName39=/home/holy/OSCAD/library/portSpice
+LibName40=/home/holy/OSCAD/library/sourcesSpice
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.proj b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.proj
new file mode 100644
index 0000000..799253b
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.proj
@@ -0,0 +1 @@
+schematicFile example_5.4.sch
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.sch b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.sch
new file mode 100644
index 0000000..8b83c0d
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/example_5.4.sch
@@ -0,0 +1,345 @@
+EESchema Schematic File Version 2  date Wednesday 17 April 2013 12:47:25 PM IST
+LIBS:power
+LIBS:device
+LIBS:transistors
+LIBS:conn
+LIBS:linear
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:special
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:valves
+LIBS:analogSpice
+LIBS:analogXSpice
+LIBS:convergenceAidSpice
+LIBS:converterSpice
+LIBS:digitalSpice
+LIBS:digitalXSpice
+LIBS:linearSpice
+LIBS:measurementSpice
+LIBS:portSpice
+LIBS:sourcesSpice
+LIBS:example_5.4-cache
+EELAYER 25  0
+EELAYER END
+$Descr A4 11700 8267
+encoding utf-8
+Sheet 1 1
+Title ""
+Date "17 apr 2013"
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+Connection ~ 1400 6300
+$Comp
+L PWR_FLAG #FLG01
+U 1 1 516D2826
+P 1400 6300
+F 0 "#FLG01" H 1400 6570 30  0001 C CNN
+F 1 "PWR_FLAG" H 1400 6530 30  0000 C CNN
+	1    1400 6300
+	1    0    0    -1  
+$EndComp
+$Comp
+L GND #PWR02
+U 1 1 516D27F8
+P 1400 6450
+F 0 "#PWR02" H 1400 6450 30  0001 C CNN
+F 1 "GND" H 1400 6380 30  0001 C CNN
+	1    1400 6450
+	1    0    0    -1  
+$EndComp
+Connection ~ 1400 6100
+Wire Wire Line
+	1400 6100 1400 6450
+Connection ~ 2400 3250
+Connection ~ 4500 3450
+Connection ~ 4500 4400
+Connection ~ 6750 3900
+Wire Wire Line
+	5100 4700 5100 4850
+Wire Wire Line
+	1600 5200 1600 5000
+Wire Wire Line
+	1600 5000 2400 5000
+Connection ~ 3650 4900
+Wire Wire Line
+	3900 4400 3900 4900
+Wire Wire Line
+	3900 4900 3400 4900
+Connection ~ 2400 4500
+Wire Wire Line
+	2400 4500 2600 4500
+Wire Wire Line
+	3650 3000 3650 3550
+Wire Wire Line
+	3650 3550 3100 3550
+Wire Wire Line
+	2400 4250 2400 4800
+Wire Wire Line
+	6750 3900 6750 3950
+Wire Wire Line
+	6750 3950 6150 3950
+Wire Wire Line
+	5300 3350 5100 3350
+Connection ~ 5100 3850
+Wire Wire Line
+	5100 3350 5100 3850
+Wire Wire Line
+	4400 3450 4550 3450
+Wire Wire Line
+	4550 3450 4550 3850
+Wire Wire Line
+	5150 3850 5050 3850
+Wire Wire Line
+	5150 4050 5050 4050
+Wire Wire Line
+	4550 4050 4550 4400
+Wire Wire Line
+	4550 4400 4400 4400
+Wire Wire Line
+	5800 3350 5950 3350
+Wire Wire Line
+	6450 3350 6450 3950
+Connection ~ 6450 3950
+Wire Wire Line
+	2400 3750 2400 3100
+Wire Wire Line
+	2400 3550 2600 3550
+Connection ~ 2400 3550
+Wire Wire Line
+	3400 3000 3900 3000
+Wire Wire Line
+	3900 3000 3900 3450
+Connection ~ 3650 3000
+Wire Wire Line
+	3100 4500 3650 4500
+Wire Wire Line
+	3650 4500 3650 4900
+Wire Wire Line
+	2400 2900 1150 2900
+Wire Wire Line
+	1150 2900 1150 3600
+Wire Wire Line
+	5100 4050 5100 4200
+Connection ~ 5100 4050
+Wire Wire Line
+	1150 4500 1150 6100
+Wire Wire Line
+	1150 6100 1600 6100
+$Comp
+L DC v2
+U 1 1 516D27D5
+P 1600 5650
+F 0 "v2" H 1400 5750 60  0000 C CNN
+F 1 "10V" H 1400 5600 60  0000 C CNN
+F 2 "R1" H 1300 5650 60  0000 C CNN
+	1    1600 5650
+	1    0    0    -1  
+$EndComp
+$Comp
+L DC v1
+U 1 1 516D27D0
+P 1150 4050
+F 0 "v1" H 950 4150 60  0000 C CNN
+F 1 "20V" H 950 4000 60  0000 C CNN
+F 2 "R1" H 850 4050 60  0000 C CNN
+	1    1150 4050
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 2 1 516D27AE
+P 2400 4200
+F 0 "U1" H 2250 4300 50  0000 C CNN
+F 1 "VPLOT8_1" H 2550 4300 50  0000 C CNN
+	2    2400 4200
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 1 1 516D27A5
+P 2400 3250
+F 0 "U1" H 2250 3350 50  0000 C CNN
+F 1 "VPLOT8_1" H 2550 3350 50  0000 C CNN
+	1    2400 3250
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 5 1 516D278E
+P 6750 3600
+F 0 "U1" H 6600 3700 50  0000 C CNN
+F 1 "VPLOT8_1" H 6900 3700 50  0000 C CNN
+	5    6750 3600
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 4 1 516D2789
+P 4500 4100
+F 0 "U1" H 4350 4200 50  0000 C CNN
+F 1 "VPLOT8_1" H 4650 4200 50  0000 C CNN
+	4    4500 4100
+	1    0    0    -1  
+$EndComp
+$Comp
+L VPLOT8_1 U1
+U 3 1 516D2785
+P 4500 3150
+F 0 "U1" H 4350 3250 50  0000 C CNN
+F 1 "VPLOT8_1" H 4650 3250 50  0000 C CNN
+	3    4500 3150
+	1    0    0    -1  
+$EndComp
+$Comp
+L GND #PWR03
+U 1 1 516D274C
+P 5100 4850
+F 0 "#PWR03" H 5100 4850 30  0001 C CNN
+F 1 "GND" H 5100 4780 30  0001 C CNN
+	1    5100 4850
+	1    0    0    -1  
+$EndComp
+$Comp
+L R R6
+U 1 1 516D2736
+P 5100 4450
+F 0 "R6" V 5180 4450 50  0000 C CNN
+F 1 "R" V 5100 4450 50  0000 C CNN
+	1    5100 4450
+	-1   0    0    1   
+$EndComp
+$Comp
+L R R3
+U 1 1 516D26F4
+P 2850 4500
+F 0 "R3" V 2930 4500 50  0000 C CNN
+F 1 "R" V 2850 4500 50  0000 C CNN
+	1    2850 4500
+	0    -1   -1   0   
+$EndComp
+$Comp
+L R R2
+U 1 1 516D26CE
+P 2850 3550
+F 0 "R2" V 2930 3550 50  0000 C CNN
+F 1 "R" V 2850 3550 50  0000 C CNN
+	1    2850 3550
+	0    -1   -1   0   
+$EndComp
+$Comp
+L R R1
+U 1 1 516D26AE
+P 2400 4000
+F 0 "R1" V 2480 4000 50  0000 C CNN
+F 1 "R" V 2400 4000 50  0000 C CNN
+	1    2400 4000
+	-1   0    0    1   
+$EndComp
+$Comp
+L R R7
+U 1 1 516D268C
+P 6200 3350
+F 0 "R7" V 6280 3350 50  0000 C CNN
+F 1 "R" V 6200 3350 50  0000 C CNN
+	1    6200 3350
+	0    1    1    0   
+$EndComp
+$Comp
+L IPLOT U4
+U 1 1 516D267F
+P 5550 3350
+F 0 "U4" H 5400 3450 50  0000 C CNN
+F 1 "IPLOT" H 5700 3450 50  0000 C CNN
+	1    5550 3350
+	1    0    0    -1  
+$EndComp
+$Comp
+L UA741 X2
+U 1 1 516D2661
+P 2900 4900
+F 0 "X2" H 3050 5050 60  0000 C CNN
+F 1 "UA741" H 3050 5150 60  0000 C CNN
+	1    2900 4900
+	1    0    0    1   
+$EndComp
+$Comp
+L UA741 X1
+U 1 1 516D2656
+P 2900 3000
+F 0 "X1" H 3050 3150 60  0000 C CNN
+F 1 "UA741" H 3050 3250 60  0000 C CNN
+	1    2900 3000
+	1    0    0    -1  
+$EndComp
+$Comp
+L IPLOT U3
+U 1 1 516D264E
+P 4150 4400
+F 0 "U3" H 4000 4500 50  0000 C CNN
+F 1 "IPLOT" H 4300 4500 50  0000 C CNN
+	1    4150 4400
+	1    0    0    -1  
+$EndComp
+$Comp
+L IPLOT U2
+U 1 1 516D2648
+P 4150 3450
+F 0 "U2" H 4000 3550 50  0000 C CNN
+F 1 "IPLOT" H 4300 3550 50  0000 C CNN
+	1    4150 3450
+	1    0    0    -1  
+$EndComp
+$Comp
+L R R5
+U 1 1 516D2600
+P 4800 4050
+F 0 "R5" V 4880 4050 50  0000 C CNN
+F 1 "R" V 4800 4050 50  0000 C CNN
+	1    4800 4050
+	0    1    1    0   
+$EndComp
+$Comp
+L R R4
+U 1 1 516D25EC
+P 4800 3850
+F 0 "R4" V 4880 3850 50  0000 C CNN
+F 1 "R" V 4800 3850 50  0000 C CNN
+	1    4800 3850
+	0    1    1    0   
+$EndComp
+$Comp
+L UA741 X3
+U 1 1 516D25CD
+P 5650 3950
+F 0 "X3" H 5800 4100 60  0000 C CNN
+F 1 "UA741" H 5800 4200 60  0000 C CNN
+	1    5650 3950
+	1    0    0    1   
+$EndComp
+$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.bak b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.bak
new file mode 100644
index 0000000..6be9280
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.bak
@@ -0,0 +1,208 @@
+EESchema Schematic File Version 2  date Monday 17 December 2012 11:17:01 AM IST
+LIBS:power
+LIBS:device
+LIBS:transistors
+LIBS:conn
+LIBS:linear
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:special
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:valves
+LIBS:analogSpice
+LIBS:converterSpice
+LIBS:digitalSpice
+LIBS:linearSpice
+LIBS:measurementSpice
+LIBS:portSpice
+LIBS:sourcesSpice
+LIBS:ua741-cache
+EELAYER 25  0
+EELAYER END
+$Descr A4 11700 8267
+encoding utf-8
+Sheet 1 1
+Title ""
+Date "20 oct 2012"
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L PORT U1
+U 3 1 5082C027
+P 6250 2500
+F 0 "U1" H 6250 2450 30  0000 C CNN
+F 1 "PORT" H 6250 2500 30  0000 C CNN
+	3    6250 2500
+	-1   0    0    1   
+$EndComp
+$Comp
+L PORT U1
+U 1 1 5082C011
+P 2300 3100
+F 0 "U1" H 2300 3050 30  0000 C CNN
+F 1 "PORT" H 2300 3100 30  0000 C CNN
+	1    2300 3100
+	1    0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 2 1 5082C00B
+P 2250 2600
+F 0 "U1" H 2250 2550 30  0000 C CNN
+F 1 "PORT" H 2250 2600 30  0000 C CNN
+	2    2250 2600
+	1    0    0    -1  
+$EndComp
+Connection ~ 3700 3200
+Wire Wire Line
+	3450 3200 3700 3200
+Connection ~ 5000 3300
+Wire Wire Line
+	3700 3300 5250 3300
+Wire Wire Line
+	5250 3300 5250 3200
+Connection ~ 4550 3300
+Wire Wire Line
+	5000 3300 5000 2950
+Connection ~ 3700 3300
+Wire Wire Line
+	4550 3300 4550 3100
+Wire Wire Line
+	3900 2500 3700 2500
+Wire Wire Line
+	3700 2500 3700 2550
+Wire Wire Line
+	3450 2900 3300 2900
+Wire Wire Line
+	3300 2900 3300 3200
+Wire Wire Line
+	3300 3200 2950 3200
+Connection ~ 2950 3100
+Wire Wire Line
+	2950 3200 2950 3100
+Wire Wire Line
+	3000 2600 2500 2600
+Wire Wire Line
+	2550 3100 3000 3100
+Wire Wire Line
+	2950 2600 2950 2500
+Connection ~ 2950 2600
+Wire Wire Line
+	2950 2500 3300 2500
+Wire Wire Line
+	3300 2500 3300 2800
+Wire Wire Line
+	3300 2800 3450 2800
+Wire Wire Line
+	3700 3150 3700 3400
+Wire Wire Line
+	4550 2500 4550 2700
+Wire Wire Line
+	4400 2500 5000 2500
+Wire Wire Line
+	5000 2500 5000 2850
+Connection ~ 4550 2500
+Wire Wire Line
+	5250 2600 5250 2500
+Wire Wire Line
+	5250 2500 5350 2500
+Wire Wire Line
+	5850 2500 6000 2500
+$Comp
+L PWR_FLAG #FLG01
+U 1 1 508152A0
+P 3450 3200
+F 0 "#FLG01" H 3450 3470 30  0001 C CNN
+F 1 "PWR_FLAG" H 3450 3430 30  0000 C CNN
+	1    3450 3200
+	1    0    0    -1  
+$EndComp
+$Comp
+L R Rout1
+U 1 1 50813F5B
+P 5600 2500
+F 0 "Rout1" V 5680 2500 50  0000 C CNN
+F 1 "75" V 5600 2500 50  0000 C CNN
+	1    5600 2500
+	0    1    1    0   
+$EndComp
+$Comp
+L VCVS Eout1
+U 1 1 50813F0F
+P 5200 2900
+F 0 "Eout1" H 5000 3000 50  0000 C CNN
+F 1 "1" H 5000 2850 50  0000 C CNN
+	1    5200 2900
+	0    1    1    0   
+$EndComp
+$Comp
+L C Cbw1
+U 1 1 50813EE0
+P 4550 2900
+F 0 "Cbw1" H 4600 3000 50  0000 L CNN
+F 1 "31.85e-9" H 4600 2800 50  0000 L CNN
+	1    4550 2900
+	1    0    0    -1  
+$EndComp
+$Comp
+L R Rbw1
+U 1 1 50813EAB
+P 4150 2500
+F 0 "Rbw1" V 4230 2500 50  0000 C CNN
+F 1 "0.5e6" V 4150 2500 50  0000 C CNN
+	1    4150 2500
+	0    1    1    0   
+$EndComp
+$Comp
+L GND #PWR02
+U 1 1 50813E0D
+P 3700 3400
+F 0 "#PWR02" H 3700 3400 30  0001 C CNN
+F 1 "GND" H 3700 3330 30  0001 C CNN
+	1    3700 3400
+	1    0    0    -1  
+$EndComp
+$Comp
+L VCVS Ein1
+U 1 1 50813D7C
+P 3650 2850
+F 0 "Ein1" H 3450 2950 50  0000 C CNN
+F 1 "100e3" H 3450 2800 50  0000 C CNN
+	1    3650 2850
+	0    1    1    0   
+$EndComp
+$Comp
+L R Rin1
+U 1 1 50813C57
+P 3000 2850
+F 0 "Rin1" V 3080 2850 50  0000 C CNN
+F 1 "2e6" V 3000 2850 50  0000 C CNN
+	1    3000 2850
+	1    0    0    -1  
+$EndComp
+$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir
new file mode 100644
index 0000000..de79742
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir
@@ -0,0 +1,15 @@
+* EESchema Netlist Version 1.1 (Spice format) creation date: Monday 17 December 2012 11:16:58 AM IST
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+*Sheet Name:/
+U1  6 7 3 PORT		
+Rout1  3 2 75		
+Eout1  2 0 1 0 1		
+Cbw1  1 0 31.85e-9		
+Rbw1  1 4 0.5e6		
+Ein1  4 0 7 6 100e3		
+Rin1  7 6 2e6		
+
+.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.ckt b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.ckt
new file mode 100644
index 0000000..3661a9a
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.ckt
@@ -0,0 +1,9 @@
+* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
+
+u1  6 7 3 port
+rout1  3 2 75
+eout1  2 0 1 0 1
+cbw1  1 0 31.85e-9
+rbw1  1 4 0.5e6
+ein1  4 0 7 6 100e3
+rin1  7 6 2e6
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.out b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.out
new file mode 100644
index 0000000..3661a9a
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.cir.out
@@ -0,0 +1,9 @@
+* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
+
+u1  6 7 3 port
+rout1  3 2 75
+eout1  2 0 1 0 1
+cbw1  1 0 31.85e-9
+rbw1  1 4 0.5e6
+ein1  4 0 7 6 100e3
+rin1  7 6 2e6
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.pro b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.pro
new file mode 100644
index 0000000..0d94955
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.pro
@@ -0,0 +1,82 @@
+update=Wednesday 17 April 2013 12:46:01 PM IST
+last_client=eeschema
+[eeschema]
+version=1
+LibDir=/home/yogesh/OSCAD/library
+NetFmt=1
+HPGLSpd=20
+HPGLDm=15
+HPGLNum=1
+offX_A4=0
+offY_A4=0
+offX_A3=0
+offY_A3=0
+offX_A2=0
+offY_A2=0
+offX_A1=0
+offY_A1=0
+offX_A0=0
+offY_A0=0
+offX_A=0
+offY_A=0
+offX_B=0
+offY_B=0
+offX_C=0
+offY_C=0
+offX_D=0
+offY_D=0
+offX_E=0
+offY_E=0
+RptD_X=0
+RptD_Y=100
+RptLab=1
+LabSize=60
+[eeschema/libraries]
+LibName1=power
+LibName2=device
+LibName3=transistors
+LibName4=conn
+LibName5=linear
+LibName6=regul
+LibName7=74xx
+LibName8=cmos4000
+LibName9=adc-dac
+LibName10=memory
+LibName11=xilinx
+LibName12=special
+LibName13=microcontrollers
+LibName14=dsp
+LibName15=microchip
+LibName16=analog_switches
+LibName17=motorola
+LibName18=texas
+LibName19=intel
+LibName20=audio
+LibName21=interface
+LibName22=digital-audio
+LibName23=philips
+LibName24=display
+LibName25=cypress
+LibName26=siliconi
+LibName27=opto
+LibName28=atmel
+LibName29=contrib
+LibName30=valves
+LibName31=analogSpice
+LibName32=converterSpice
+LibName33=digitalSpice
+LibName34=linearSpice
+LibName35=measurementSpice
+LibName36=portSpice
+LibName37=sourcesSpice
+LibName38=analogXSpice
+LibName39=/home/holy/OSCAD/library/analogSpice
+LibName40=/home/holy/OSCAD/library/analogXSpice
+LibName41=/home/holy/OSCAD/library/convergenceAidSpice
+LibName42=/home/holy/OSCAD/library/converterSpice
+LibName43=/home/holy/OSCAD/library/digitalSpice
+LibName44=/home/holy/OSCAD/library/digitalXSpice
+LibName45=/home/holy/OSCAD/library/linearSpice
+LibName46=/home/holy/OSCAD/library/measurementSpice
+LibName47=/home/holy/OSCAD/library/portSpice
+LibName48=/home/holy/OSCAD/library/sourcesSpice
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sch b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sch
new file mode 100644
index 0000000..7dfc5e1
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sch
@@ -0,0 +1,219 @@
+EESchema Schematic File Version 2  date Wednesday 19 December 2012 10:15:16 AM IST
+LIBS:power
+LIBS:device
+LIBS:transistors
+LIBS:conn
+LIBS:linear
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:special
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:valves
+LIBS:analogSpice
+LIBS:converterSpice
+LIBS:digitalSpice
+LIBS:linearSpice
+LIBS:measurementSpice
+LIBS:portSpice
+LIBS:sourcesSpice
+LIBS:analogXSpice
+LIBS:ua741-cache
+EELAYER 25  0
+EELAYER END
+$Descr A4 11700 8267
+encoding utf-8
+Sheet 1 1
+Title ""
+Date "19 dec 2012"
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+Text Notes 3800 2400 0    60   ~ 0
+Op-Amp
+Text Notes 3750 2850 0    60   ~ 0
+VCCS
+Text Notes 5800 2500 0    60   ~ 0
+out
+Text Notes 2750 3100 0    60   ~ 0
+-
+Text Notes 2700 2600 0    60   ~ 0
++
+$Comp
+L PORT U1
+U 6 1 5082C027
+P 6250 2500
+F 0 "U1" H 6250 2450 30  0000 C CNN
+F 1 "PORT" H 6250 2500 30  0000 C CNN
+	6    6250 2500
+	-1   0    0    1   
+$EndComp
+$Comp
+L PORT U1
+U 2 1 5082C011
+P 2300 3100
+F 0 "U1" H 2300 3050 30  0000 C CNN
+F 1 "PORT" H 2300 3100 30  0000 C CNN
+	2    2300 3100
+	1    0    0    -1  
+$EndComp
+$Comp
+L PORT U1
+U 3 1 5082C00B
+P 2250 2600
+F 0 "U1" H 2250 2550 30  0000 C CNN
+F 1 "PORT" H 2250 2600 30  0000 C CNN
+	3    2250 2600
+	1    0    0    -1  
+$EndComp
+Connection ~ 3700 3200
+Wire Wire Line
+	3450 3200 3700 3200
+Connection ~ 5000 3300
+Wire Wire Line
+	3700 3300 5250 3300
+Wire Wire Line
+	5250 3300 5250 3200
+Connection ~ 4550 3300
+Wire Wire Line
+	5000 3300 5000 2950
+Connection ~ 3700 3300
+Wire Wire Line
+	4550 3300 4550 3100
+Wire Wire Line
+	3900 2500 3700 2500
+Wire Wire Line
+	3700 2500 3700 2550
+Wire Wire Line
+	3450 2900 3300 2900
+Wire Wire Line
+	3300 2900 3300 3200
+Wire Wire Line
+	3300 3200 2950 3200
+Connection ~ 2950 3100
+Wire Wire Line
+	2950 3200 2950 3100
+Wire Wire Line
+	3000 2600 2500 2600
+Wire Wire Line
+	2550 3100 3000 3100
+Wire Wire Line
+	2950 2600 2950 2500
+Connection ~ 2950 2600
+Wire Wire Line
+	2950 2500 3300 2500
+Wire Wire Line
+	3300 2500 3300 2800
+Wire Wire Line
+	3300 2800 3450 2800
+Wire Wire Line
+	3700 3150 3700 3400
+Wire Wire Line
+	4550 2500 4550 2700
+Wire Wire Line
+	4400 2500 5000 2500
+Wire Wire Line
+	5000 2500 5000 2850
+Connection ~ 4550 2500
+Wire Wire Line
+	5250 2600 5250 2500
+Wire Wire Line
+	5250 2500 5350 2500
+Wire Wire Line
+	5850 2500 6000 2500
+$Comp
+L PWR_FLAG #FLG01
+U 1 1 508152A0
+P 3450 3200
+F 0 "#FLG01" H 3450 3470 30  0001 C CNN
+F 1 "PWR_FLAG" H 3450 3430 30  0000 C CNN
+	1    3450 3200
+	1    0    0    -1  
+$EndComp
+$Comp
+L R Rout1
+U 1 1 50813F5B
+P 5600 2500
+F 0 "Rout1" V 5680 2500 50  0000 C CNN
+F 1 "75" V 5600 2500 50  0000 C CNN
+	1    5600 2500
+	0    1    1    0   
+$EndComp
+$Comp
+L VCVS Eout1
+U 1 1 50813F0F
+P 5200 2900
+F 0 "Eout1" H 5000 3000 50  0000 C CNN
+F 1 "1" H 5000 2850 50  0000 C CNN
+	1    5200 2900
+	0    1    1    0   
+$EndComp
+$Comp
+L C Cbw1
+U 1 1 50813EE0
+P 4550 2900
+F 0 "Cbw1" H 4600 3000 50  0000 L CNN
+F 1 "31.85e-9" H 4600 2800 50  0000 L CNN
+	1    4550 2900
+	1    0    0    -1  
+$EndComp
+$Comp
+L R Rbw1
+U 1 1 50813EAB
+P 4150 2500
+F 0 "Rbw1" V 4230 2500 50  0000 C CNN
+F 1 "0.5e6" V 4150 2500 50  0000 C CNN
+	1    4150 2500
+	0    1    1    0   
+$EndComp
+$Comp
+L GND #PWR02
+U 1 1 50813E0D
+P 3700 3400
+F 0 "#PWR02" H 3700 3400 30  0001 C CNN
+F 1 "GND" H 3700 3330 30  0001 C CNN
+	1    3700 3400
+	1    0    0    -1  
+$EndComp
+$Comp
+L VCVS Ein1
+U 1 1 50813D7C
+P 3650 2850
+F 0 "Ein1" H 3450 2950 50  0000 C CNN
+F 1 "100e3" H 3450 2800 50  0000 C CNN
+	1    3650 2850
+	0    1    1    0   
+$EndComp
+$Comp
+L R Rin1
+U 1 1 50813C57
+P 3000 2850
+F 0 "Rin1" V 3080 2850 50  0000 C CNN
+F 1 "2e6" V 3000 2850 50  0000 C CNN
+	1    3000 2850
+	1    0    0    -1  
+$EndComp
+$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sub b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sub
new file mode 100644
index 0000000..1edba9f
--- /dev/null
+++ b/OSCAD/Examples/sedra_smith/chapter_5/example_5.4/ua741.sub
@@ -0,0 +1,11 @@
+* Subcircuit ua741
+.subckt ua741 6 7 3 
+* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
+rout1  3 2 75
+eout1  2 0 1 0 1
+cbw1  1 0 31.85e-9
+rbw1  1 4 0.5e6
+ein1  4 0 7 6 100e3
+rin1  7 6 2e6
+
+.ends ua741
\ No newline at end of file
-- 
cgit