index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
forntEnd
/
test.py
Age
Commit message (
Collapse
)
Author
2014-05-19
initial commit
Jayaram Pai
