summaryrefslogtreecommitdiff
path: root/FreeEDA/Examples/simpleTTL/simpleTTL.cir
diff options
context:
space:
mode:
Diffstat (limited to 'FreeEDA/Examples/simpleTTL/simpleTTL.cir')
-rw-r--r--FreeEDA/Examples/simpleTTL/simpleTTL.cir13
1 files changed, 13 insertions, 0 deletions
diff --git a/FreeEDA/Examples/simpleTTL/simpleTTL.cir b/FreeEDA/Examples/simpleTTL/simpleTTL.cir
new file mode 100644
index 0000000..b4463d3
--- /dev/null
+++ b/FreeEDA/Examples/simpleTTL/simpleTTL.cir
@@ -0,0 +1,13 @@
+* EESchema Netlist Version 1.1 (Spice format) creation date: Tuesday 02 April 2013 03:00:52 PM IST
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+*Sheet Name:/
+XU2 1 5 VPLOT8_1
+R1 5 0 1000
+v1 1 0 PULSE
+v2 4 0 5
+XU1 0 5 1 4 3 7400
+
+.end