index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
diff options
context:
1
2
3
4
5
6
7
8
9
10
15
20
25
30
35
40
space:
include
ignore
mode:
unified
ssdiff
stat only
Diffstat
-rw-r--r--
README
(renamed from read-me.txt)
0
1 files changed, 0 insertions, 0 deletions
diff --git a/read-me.txt b/README
index 2c3251f..2c3251f 100644
--- a/
read-me.txt
+++ b/
README