summaryrefslogtreecommitdiff
path: root/OSCAD/report
diff options
context:
space:
mode:
authorJayaram Pai2014-05-19 11:02:57 +0530
committerJayaram Pai2014-05-19 11:02:57 +0530
commit8377256e7d90aa7ba1cb51f6164e99f81e2eb53c (patch)
tree5afcc8e82d7f7d4f6fbff900520bd8f05eb343ca /OSCAD/report
downloadFreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.tar.gz
FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.tar.bz2
FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.zip
initial commit
Diffstat (limited to 'OSCAD/report')
-rw-r--r--OSCAD/report/presentation/Makefile39
-rw-r--r--OSCAD/report/presentation/OSCAD.tex179
-rw-r--r--OSCAD/report/presentation/runlatex3
3 files changed, 221 insertions, 0 deletions
diff --git a/OSCAD/report/presentation/Makefile b/OSCAD/report/presentation/Makefile
new file mode 100644
index 0000000..f6b4245
--- /dev/null
+++ b/OSCAD/report/presentation/Makefile
@@ -0,0 +1,39 @@
+LATEX=latex
+BIBTEX=bibtex
+PDFLATEX=pdflatex
+RM=rm
+CP=cp
+MAKEINDEX=makeindex
+DVITOPS=dvips
+DVIPDF=dvipdf
+PSTOPDF=ps2pdf
+
+DEPENDENCIES= *.tex Makefile
+MAINFILE=OSCAD
+
+all: $(MAINFILE).pdf
+
+$(MAINFILE).dvi: $(DEPENDENCIES)
+ $(LATEX) $(MAINFILE)
+# $(BIBTEX) $(MAINFILE)
+# $(LATEX) $(MAINFILE)
+# $(LATEX) $(MAINFILE)
+# $(CP) $(MAINFILE).idx $(MAINFILE).ind
+# $(MAKEINDEX) $(MAINFILE).idx
+# $(LATEX) $(MAINFILE).tex
+
+#-Ppdf option
+#Type fonts are scalable and looks good on pdf file
+#default is bitmaps which are suitable for printer only not scalable
+
+#$(MAINFILE).ps: $(MAINFILE).dvi
+# $(DVITOPS) -Ppdf -G0 $(MAINFILE).dvi -o $(MAINFILE).ps
+#$(MAINFILE).pdf: $(MAINFILE).ps
+# $(PSTOPDF) -sPAPERSIZE=a4 -dMaxSubsetPct=100 -dCompatibilityLevel=1.4 -dSubsetFonts=true -dEmbedAllFonts=true $(MAINFILE).ps
+$(MAINFILE).pdf: $(MAINFILE).dvi
+ $(DVIPDF) $(MAINFILE).dvi
+
+clean:
+ $(RM) -f $(MAINFILE).pdf $(MAINFILE).ps $(MAINFILE).dvi
+cleanall:
+ $(RM) -f $(MAINFILE).pdf $(MAINFILE).ps $(MAINFILE).dvi *.aux *.log *.ind *.ilg *.idx *.toc
diff --git a/OSCAD/report/presentation/OSCAD.tex b/OSCAD/report/presentation/OSCAD.tex
new file mode 100644
index 0000000..8c05f23
--- /dev/null
+++ b/OSCAD/report/presentation/OSCAD.tex
@@ -0,0 +1,179 @@
+%$Header: /cvsroot/latex-beamer/latex-beamer/solutions/generic-talks/generic-ornate-15min-45min.en.tex,v 1.4 2004/10/07 20:53:08 tantau Exp $
+\documentclass{beamer}
+\mode<presentation>
+{
+ \usecolortheme{seahorse}
+ \usefonttheme{professionalfonts}
+ \useinnertheme{rounded}
+ \useoutertheme{shadow}
+% \useoutertheme{smoothbars}
+}
+%\setbeamertemplate{background canvas}[vertical shading][bottom=white!10,top=blue!5]
+\usepackage{verbatim}
+\usepackage[english]{babel}
+\usepackage[latin1]{inputenc}
+\usepackage{pgf,pgfarrows,pgfnodes,pgfautomata,pgfheaps,pgfshade}
+\usepackage{amsmath,amsfonts,amsthm,amssymb}
+\usepackage{times}
+\usepackage[T1]{fontenc}
+\usepackage{graphics}
+\usepackage{graphicx}
+%\usepackage{psfig}
+\usepackage{algorithmic}
+
+\title
+{Open source CAD tool for electronic and electrical engineers}
+
+\author[]
+{Yogesh Dilip Save}
+\institute
+{
+ Indian Institute of Technology, Bombay
+}
+%\pgfdeclareimage[height=0.7cm]{university-logo}{iitblogo.eps}
+%\logo{\pgfuseimage{university-logo}}
+
+
+\date[seminar] % (optional)
+{\today}
+
+
+\begin{document}
+%***************************************************************************************
+\begin{frame}
+ \titlepage
+\end{frame}
+%***************************************************************************************
+\begin{frame}
+ \frametitle{Presentation Outline}
+ \tableofcontents
+\end{frame}
+%***************************************************************************************
+
+\section{Modules}
+\begin{frame}
+ \frametitle{Modules}
+\begin{block}{}
+\begin{itemize}
+\item eeschema -- Schematic Editor
+\item CvPCB -- Component-Footprint mapper
+\item pcbnew -- PCB Layout Editor
+\item Analysis Inserter
+\item Component Model Builder
+\item Component Sub-circuit Builder
+\item Kicad to Ngspice netlist converter
+\item Circuit Simulator -- Ngspice
+\item Scilab based circuit simulator -- SMCSim
+\end{itemize}
+\end{block}
+\end{frame}
+
+\begin{frame}
+\frametitle{eeschema}
+\begin{block}{Problems}
+\begin{itemize}
+\item No fictitious components (sources)
+\item[Sol:] Build a library of different kind of voltage and current sources (pulse, sine, exponential etc.)
+\item Too many components
+\item[Sol:] Build own libraries (include the components supported by ngspice (explicitly or implicitly)). \\
+ Libraries (analogSpice (analog components) and digitalSpice (digital components)) can be built by
+ \begin{enumerate}
+ \item Creating own components.
+ \item Coping components from existing libraries.
+ \end{enumerate}
+\item No measurement modules
+\item[Sol:] Build a library which gives you functionality of printing and plotting solution.
+\end{itemize}
+\end{block}
+\end{frame}
+
+\begin{frame}
+\begin{block}{ CvPCB and pcbnew}
+Add footprint for new components.
+\end{block}
+\end{frame}
+
+\begin{frame}
+\begin{block}{Netlist Converter}
+\begin{itemize}
+\item Insert parameters for fictitious components
+\item Convert IC into discrete blocks
+\item Insert D-A and A-D converter at appropriate place,
+\item Insert plotting and printing statement in netlist.
+\item Find current through all components.
+\end{itemize}
+\end{block}
+\end{frame}
+
+\begin{frame}
+\begin{block}{Analysis Inserter}
+\begin{itemize}
+\item Insert type of analysis
+\item Option of analysis
+\item Option of simulator
+\end{itemize}
+\end{block}
+\end{frame}
+
+\begin{frame}
+ \begin{block}{Model Editor}
+ \begin{itemize}
+ \item Provides facility to define new model.
+ \begin{itemize}
+ \item Diode
+ \item Bipolar Junction Transistor (BJT)
+ \item Metal Oxide Semiconductor (MOS)
+ \item Junction Field Effect Transistor (JFET)
+ \item IGBT
+ \item Magnetic core
+ \end{itemize}
+ \item Provides facility to edit existing model.
+ \item Provides help related to model parameter.
+ \end{itemize}
+ \end{block}
+\end{frame}
+
+\begin{frame}
+ \begin{block}{Sub-circuit Editor}
+ \begin{itemize}
+ \item Provides facility to define new components.
+ \begin{itemize}
+ \item Op-amp
+ \item Timer-IC555
+ \end{itemize}
+ \item Provides facility to edit existing sub-circuit.
+ \item Provides help related to components parameters.
+ \end{itemize}
+ \end{block}
+\end{frame}
+
+\begin{frame}
+\begin{block}{Circuit Simulator}
+\begin{itemize}
+\item Ngspice
+\item SMCSim
+\end{itemize}
+\end{block}
+\end{frame}
+
+\begin{frame}
+\begin{block}{Future Plan}
+\begin{itemize}
+\item More consolidation of Kicad NgSpice netlist converter (nearly 10 days).
+\item Build a descent GUI and remove the bugs in integration (nearly 10 days).
+\item Simulate more examples which cover most of the syllabus of undergraduate in circuit theory (nearly 10 days).
+\end{itemize}
+\end{block}
+\end{frame}
+
+\begin{frame}
+\begin{block}{May be...........}
+\begin{itemize}
+\item Scilab based simulator
+\item Extend Scilab based simulator for mix circuit simulation
+\end{itemize}
+\end{block}
+\end{frame}
+
+\end{document}
+
diff --git a/OSCAD/report/presentation/runlatex b/OSCAD/report/presentation/runlatex
new file mode 100644
index 0000000..1e21dcf
--- /dev/null
+++ b/OSCAD/report/presentation/runlatex
@@ -0,0 +1,3 @@
+#!/bin/bash
+latex $1.tex
+dvipdf $1.dvi