diff options
| author | Jayaram Pai | 2014-05-19 11:02:57 +0530 |
|---|---|---|
| committer | Jayaram Pai | 2014-05-19 11:02:57 +0530 |
| commit | 8377256e7d90aa7ba1cb51f6164e99f81e2eb53c (patch) | |
| tree | 5afcc8e82d7f7d4f6fbff900520bd8f05eb343ca /OSCAD/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol | |
| download | FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.tar.gz FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.tar.bz2 FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.zip | |
initial commit
Diffstat (limited to 'OSCAD/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol')
| -rw-r--r-- | OSCAD/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/OSCAD/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol b/OSCAD/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol new file mode 100644 index 0000000..d25e686 --- /dev/null +++ b/OSCAD/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol @@ -0,0 +1,8 @@ +Name Source Sink Voltage Current +---------------------------------------------------------- +V 3 1 0.0000000000 0.0000000000 +R 4 0 0.0000000000 0.0000000000 +D 0 3 -0.0000000000 0.0000000000 +D 0 1 -0.0000000000 0.0000000000 +D 1 4 0.0000000000 0.0000000000 +D 3 4 0.0000000000 0.0000000000 |