diff options
author | Jayaram Pai | 2014-05-19 11:02:57 +0530 |
---|---|---|
committer | Jayaram Pai | 2014-05-19 11:02:57 +0530 |
commit | 8377256e7d90aa7ba1cb51f6164e99f81e2eb53c (patch) | |
tree | 5afcc8e82d7f7d4f6fbff900520bd8f05eb343ca /OSCAD/Examples/RC_pcb/$savepcb.000 | |
download | FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.tar.gz FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.tar.bz2 FreeEDA-8377256e7d90aa7ba1cb51f6164e99f81e2eb53c.zip |
initial commit
Diffstat (limited to 'OSCAD/Examples/RC_pcb/$savepcb.000')
-rw-r--r-- | OSCAD/Examples/RC_pcb/$savepcb.000 | 203 |
1 files changed, 203 insertions, 0 deletions
diff --git a/OSCAD/Examples/RC_pcb/$savepcb.000 b/OSCAD/Examples/RC_pcb/$savepcb.000 new file mode 100644 index 0000000..8c07ce1 --- /dev/null +++ b/OSCAD/Examples/RC_pcb/$savepcb.000 @@ -0,0 +1,203 @@ +PCBNEW-BOARD Version 1 date Thursday 16 May 2013 12:19:27 PM IST + +# Created by Pcbnew(2011-05-25)-stable + +$GENERAL +encoding utf-8 +LayerCount 2 +Ly 1FFF8001 +EnabledLayers 1FFF8001 +Links 3 +NoConn 3 +Di -1875 -1494 1875 721 +Ndraw 0 +Ntrack 0 +Nzone 0 +BoardThickness 630 +Nmodule 3 +Nnets 4 +$EndGENERAL + +$SHEETDESCR +Sheet A4 11700 8267 +Title "" +Date "16 may 2013" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndSHEETDESCR + +$SETUP +InternalUnit 0.000100 INCH +Layers 2 +Layer[0] Back signal +Layer[15] Front signal +TrackWidth 315 +TrackClearence 100 +ZoneClearence 200 +TrackMinWidth 80 +DrawSegmWidth 150 +EdgeSegmWidth 150 +ViaSize 350 +ViaDrill 250 +ViaMinSize 350 +ViaMinDrill 200 +MicroViaSize 200 +MicroViaDrill 50 +MicroViasAllowed 0 +MicroViaMinSize 200 +MicroViaMinDrill 50 +TextPcbWidth 120 +TextPcbSize 600 800 +EdgeModWidth 150 +TextModSize 600 600 +TextModWidth 120 +PadSize 600 600 +PadDrill 320 +Pad2MaskClearance 100 +AuxiliaryAxisOrg 0 0 +PcbPlotParams (pcbplotparams (layerselection 3178497) (usegerberextensions true) (excludeedgelayer true) (linewidth 60) (plotframeref false) (viasonmask false) (mode 1) (useauxorigin false) (hpglpennumber 1) (hpglpenspeed 20) (hpglpendiameter 15) (hpglpenoverlay 0) (pscolor true) (psnegative false) (psa4output false) (plotreference true) (plotvalue true) (plotothertext true) (plotinvisibletext false) (padsonsilk false) (subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 1) (scaleselection 1) (outputdirectory "")) +$EndSETUP + +$EQUIPOT +Na 0 "" +St ~ +$EndEQUIPOT +$EQUIPOT +Na 1 "GND" +St ~ +$EndEQUIPOT +$EQUIPOT +Na 2 "N-000001" +St ~ +$EndEQUIPOT +$EQUIPOT +Na 3 "N-000003" +St ~ +$EndEQUIPOT +$NCLASS +Name "Default" +Desc "This is the default net class." +Clearance 100 +TrackWidth 315 +ViaDia 350 +ViaDrill 250 +uViaDia 200 +uViaDrill 50 +AddNet "" +AddNet "GND" +AddNet "N-000001" +AddNet "N-000003" +$EndNCLASS +$MODULE SIL-2 +Po 0 0 0 15 00200000 51947CAE ~~ +Li SIL-2 +Cd Connecteurs 2 pins +Kw CONN DEV +Sc 51947CAE +AR /51868B92 +Op 0 0 0 +T0 0 -1000 681 428 0 107 N V 21 N "P1" +T1 0 -1000 600 400 0 100 N I 21 N "CONN_2" +DS -1000 500 -1000 -500 120 21 +DS -1000 -500 1000 -500 120 21 +DS 1000 -500 1000 500 120 21 +DS 1000 500 -1000 500 120 21 +$PAD +Sh "1" R 550 550 0 0 0 +Dr 320 0 0 +At STD N 00E0FFFF +Ne 1 "GND" +Po -500 0 +$EndPAD +$PAD +Sh "2" C 550 550 0 0 0 +Dr 320 0 0 +At STD N 00E0FFFF +Ne 3 "N-000003" +Po 500 0 +$EndPAD +$EndMODULE SIL-2 +$MODULE R3 +Po 0 0 0 15 00200000 51947CAF ~~ +Li R3 +Cd Resitance 3 pas +Kw R +Sc 51947CAF +AR /51863417 +Op 0 A 0 +T0 0 0 550 500 0 80 N V 21 N "R1" +T1 0 0 550 500 0 80 N I 21 N "1k" +DS -1500 0 -1300 0 120 21 +DS 1500 0 1300 0 120 21 +DS 1300 0 1300 -400 120 21 +DS 1300 -400 -1300 -400 120 21 +DS -1300 -400 -1300 400 120 21 +DS -1300 400 1300 400 120 21 +DS 1300 400 1300 0 120 21 +DS -1300 -200 -1100 -400 120 21 +$PAD +Sh "1" C 550 550 0 0 0 +Dr 320 0 0 +At STD N 00E0FFFF +Ne 2 "N-000001" +Po -1500 0 +$EndPAD +$PAD +Sh "2" C 550 550 0 0 0 +Dr 320 0 0 +At STD N 00E0FFFF +Ne 3 "N-000003" +Po 1500 0 +$EndPAD +$SHAPE3D +Na "discret/resistor.wrl" +Sc 0.300000 0.300000 0.300000 +Of 0.000000 0.000000 0.000000 +Ro 0.000000 0.000000 0.000000 +$EndSHAPE3D +$EndMODULE R3 +$MODULE C1 +Po 0 0 0 15 3F92C496 51947CB0 ~~ +Li C1 +Cd Condensateur e = 1 pas +Kw C +Sc 51947CB0 +AR /5186342E +Op 0 0 0 +T0 100 -900 400 400 0 80 N V 21 N "C1" +T1 0 -900 400 400 0 80 N I 21 N "1u" +DS -980 -500 1000 -500 120 21 +DS 1000 -500 1000 500 120 21 +DS 1000 500 -1000 500 120 21 +DS -1000 500 -1000 -500 120 21 +DS -1000 -250 -750 -500 120 21 +$PAD +Sh "1" C 550 550 0 0 0 +Dr 320 0 0 +At STD N 00E0FFFF +Ne 2 "N-000001" +Po -500 0 +$EndPAD +$PAD +Sh "2" C 550 550 0 0 0 +Dr 320 0 0 +At STD N 00E0FFFF +Ne 1 "GND" +Po 500 0 +$EndPAD +$SHAPE3D +Na "discret/capa_1_pas.wrl" +Sc 1.000000 1.000000 1.000000 +Of 0.000000 0.000000 0.000000 +Ro 0.000000 0.000000 0.000000 +$EndSHAPE3D +$EndMODULE C1 +$TRACK +$EndTRACK +$ZONE +$EndZONE +$EndBOARD |