summaryrefslogtreecommitdiff
path: root/ANDROID_3.4.5/arch/mips/cobalt/pci.c
diff options
context:
space:
mode:
authorSrikant Patnaik2015-01-11 12:28:04 +0530
committerSrikant Patnaik2015-01-11 12:28:04 +0530
commit871480933a1c28f8a9fed4c4d34d06c439a7a422 (patch)
tree8718f573808810c2a1e8cb8fb6ac469093ca2784 /ANDROID_3.4.5/arch/mips/cobalt/pci.c
parent9d40ac5867b9aefe0722bc1f110b965ff294d30d (diff)
downloadFOSSEE-netbook-kernel-source-871480933a1c28f8a9fed4c4d34d06c439a7a422.tar.gz
FOSSEE-netbook-kernel-source-871480933a1c28f8a9fed4c4d34d06c439a7a422.tar.bz2
FOSSEE-netbook-kernel-source-871480933a1c28f8a9fed4c4d34d06c439a7a422.zip
Moved, renamed, and deleted files
The original directory structure was scattered and unorganized. Changes are basically to make it look like kernel structure.
Diffstat (limited to 'ANDROID_3.4.5/arch/mips/cobalt/pci.c')
-rw-r--r--ANDROID_3.4.5/arch/mips/cobalt/pci.c48
1 files changed, 0 insertions, 48 deletions
diff --git a/ANDROID_3.4.5/arch/mips/cobalt/pci.c b/ANDROID_3.4.5/arch/mips/cobalt/pci.c
deleted file mode 100644
index 85ec9cc3..00000000
--- a/ANDROID_3.4.5/arch/mips/cobalt/pci.c
+++ /dev/null
@@ -1,48 +0,0 @@
-/*
- * Register PCI controller.
- *
- * This file is subject to the terms and conditions of the GNU General Public
- * License. See the file "COPYING" in the main directory of this archive
- * for more details.
- *
- * Copyright (C) 1996, 1997, 2004, 05 by Ralf Baechle (ralf@linux-mips.org)
- * Copyright (C) 2001, 2002, 2003 by Liam Davies (ldavies@agile.tv)
- *
- */
-#include <linux/init.h>
-#include <linux/pci.h>
-
-#include <asm/gt64120.h>
-
-extern struct pci_ops gt64xxx_pci0_ops;
-
-static struct resource cobalt_mem_resource = {
- .start = GT_DEF_PCI0_MEM0_BASE,
- .end = GT_DEF_PCI0_MEM0_BASE + GT_DEF_PCI0_MEM0_SIZE - 1,
- .name = "PCI memory",
- .flags = IORESOURCE_MEM,
-};
-
-static struct resource cobalt_io_resource = {
- .start = 0x1000,
- .end = 0xffffffUL,
- .name = "PCI I/O",
- .flags = IORESOURCE_IO,
-};
-
-static struct pci_controller cobalt_pci_controller = {
- .pci_ops = &gt64xxx_pci0_ops,
- .mem_resource = &cobalt_mem_resource,
- .io_resource = &cobalt_io_resource,
- .io_offset = 0 - GT_DEF_PCI0_IO_BASE,
- .io_map_base = CKSEG1ADDR(GT_DEF_PCI0_IO_BASE),
-};
-
-static int __init cobalt_pci_init(void)
-{
- register_pci_controller(&cobalt_pci_controller);
-
- return 0;
-}
-
-arch_initcall(cobalt_pci_init);